

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2001-201532

(43)Date of publication of application : 27.07.2001

(51)Int.Cl.

G01R 31/26
G01R 31/319

(21)Application number : 2000-009113

(71)Applicant : ADVANTEST CORP

(22)Date of filing : 18.01.2000


(72)Inventor : MIURA TAKEO

(54) METHOD AND APPARATUS FOR TESTING SEMICONDUCTOR DEVICE

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a method for testing a semiconductor device capable of testing a semiconductor device outputting a reference clock DQS, used for data delivery, simultaneously to data reading, with high accuracy in a short period.

SOLUTION: A timing for rising and falling of a reference clock outputted simultaneously with data read from a semiconductor device is read by plural signal reading circuit sampling acting with strobe pulse consisting of polyphase pulse having slight phase difference, and the timing for rising and falling of the reference clock is prescribed by a phase number of the polyphase pulse detecting a changing point, and the phase number is memorized by a memory 32. During testing, the data read from the semiconductor device is read by the timing determined by the phase number and it is judged whether there is a changing point or not with the timing so that quality of the semiconductor device is evaluated.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office